


[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more](#) ▾[Web History](#) | [Search settings](#) | [Sign in](#)

partitioning computer program bas

Search

Instant is off ▾

About 129,000 results (0.27 seconds)

[Advanced search](#)**Everything**[More](#)[Show search tools](#)**[PDF] HARDWARE/SOFTWARE PARTITIONING FOR CUSTOM INSTRUCTION PROCESSORS ...**

File Format: PDF/Adobe Acrobat - Quick View

by K Atasu - 2007 - Related articles

Relative **latency** and area coefficients for various operators **based** on The well known 90/10 law [5] states that a **computer program** spends 90 per cent hardware/software **partitioning** and custom **instruction** synthesis (Section 2.4) ...

comparch.doc.ic.ac.uk/publications/files/AtasuPHD.pdf

Method and apparatus for partitioning programs to balance memory ...

Jul 30, 2009 ... The compiler may **partition programs** to balance memory **latency**. If the **compute** weight required for executing the **instructions** in the ...

www.freepatentsonline.com/y2009/0193405.html - Cached

Automatic application partitioning on FPGA/CPU systems based on ...

by G Susonera - Related articles

on extending a general purpose **Instruction Set Architecture**. (ISA) to obtain processors tailored comparing the estimated **latency** on **CPU** with the critical path delay of the FU. Profiling tools for hardware/software **partitioning** ...

doi.ieee.org/10.1109/DSD.2006.29

IEEE Xplore - Optimal loop scheduling for hiding memory **latency ...**

The large **latency** of memory accesses in modern **computers** is a key obstacle ... **instructions** as well as **partitioning** the memory-lead to improvements in average ... "A performance study of **software** and hardware data prefetching schemes", Proc. ... Loop **partitioning** versus tiling for cache-based multiprocessors, pp. ...

ieeexplore.ieee.org/xpls/abs_all.jsp?tp=&arnumber=960433

An Efficient Software-Hardware Partitioning for Transport ...

We simulate the transport demultiplexer on reduced **instruction** set **computer** (RISC) and estimate the RISC clock cycle ... We, first, model the read and write **latency** for different system data bus width. ... From profiling results, it is clear that pure **software based** approach will result in inefficient solution. ...

www.design-reuse.com/.../software-hardware-partitioning-transport-demultiplexer.html - Cached - Similar

[PDF] Energy-Optimal Software Partitioning in Heterogeneous ...

File Format: PDF/Adobe Acrobat - Quick View

by M Goraczko - 2008 - Cited by 6 - Related articles

up particular **instructions**. In other cases, IP providers package an entire system functionality we used in this study consists of one ARM7-based board and four ... We solve the **software partitioning** problem in two steps, as shown in Figure 1. **latency** can be ignored in comparison with task execution time. ...

research.microsoft.com/pubs/78615/dac08partition.pdf

[PPT] CSCI 4550/8556 Computer Networks

File Format: Microsoft Powerpoint - View as HTML

2.2 **Program Partitioning** and Scheduling. Conditions of Parallelism ... Data and control dependencies are **based** on the independence of the work to be done. It can be characterized by the number of **instructions** that can be issued per ... Computational granularity and communicatoin **latency** are closely related. ...

cs.unomaha.edu/~starw/013/8150/chap02_1.ppt - Similar

CiteSeerX — Optimal Loop Scheduling for Hiding Memory **Latency ...**

by Z Wang - 2000 - Cited by 2 - Related articles

title = {Optimal Loop Scheduling for Hiding Memory **Latency Based** on Two ... The large **latency** of memory accesses in modern **computers** is a key ... new set of memory

instructions as well as **partitioning** the memory { lead to ... 247, Iterative modulo scheduling: An algorithm for **software** pipelining loops – Rau - 1994 ...
citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.16.4693 - Cached

REDUCING CORE WAKE-UP LATENCY IN A COMPUTER SYSTEM - Patent ...

... and logic **partitioning** or integration choices are set forth in order to provide a ... [0012]A **computing** device 100, which may support core wake-up **latency** ... [0014]The memory 180 may store data and/or **software instructions** and may In one embodiment, the CDV may be determined **based** on the time required for ...
www.uspto.gov/patents/app/20090319712 - Cached

An hardware/software partitioning algorithm for custom computing ...

by A Vellinov Chishkov - 1997 - Cited by 8 - Related articles
based on the communication required between the **partitions** and the timing and The **software** delay time of the basic block, 6b~, can be **computed** as ... The **latency** of each operation depends on the processor **instruction** set and on the ...
[www.springerlink.com/index/j744528k\(2165317\).pdf](http://www.springerlink.com/index/j744528k(2165317).pdf) - Similar

1 2 3 4 5 6 7 8 9 10

[Next](#)

partitioning computer program bas [Search](#)

[Search within results](#) [Search Help](#)
[Give us feedback](#)

[Google Home](#) [Advertising Programs](#) [Business Solutions](#) [Privacy](#) [About Google](#)

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▾](#)[Web History](#) | [Search settings](#) | [Sign in](#)**a simulation study of decoupled a** **Search**

Instant is off ▾

About 61,100 results (0.41 seconds)

[Advanced search](#)**Everything**
[More](#)[Show search tools](#)**A Simulation Study of Decoupled****Architecture Computers - Computers**

by JE Smith - 1986 - Cited by 92 - Related articles

A SIMULATION STUDY OF DECOUPLED**ARCHITECTURE COMPUTERS** into registers before the operation is performed, and then explicitly store the result register ...ieeexplore.ieee.org/iel5/12/35258/01676820.pdf?arnumber=1676820 - Similar

Sponsored links

Simulation DesignEmploy **Simulation** Throughout The Design Process With Inventor®.Autodesk.com/Beyond-3d[See your ad here ▾](#)**IEEE Xplore - A Simulation Study of Decoupled Architecture Computers**

by JE Smith - 1986 - Cited by 92 - Related articles

Aug 18, 2006 ... A Simulation Study of Decoupled**Architecture Computers.** 1676820 abstract; Download Citations; Email; Print; Rights And Permissions ...ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1676820**A Simulation Study of Decoupled Architecture Computers**

by JE Smith - 1986 - Cited by 92 - Related articles

Roger Espasa , Mateo Valero, A Simulation Study of Decoupled Vector Architectures, The Journal of Supercomputing, v.14 n.2, p.124-152, Sept. 1999 ...portal.acm.org/citation.cfm?id=6432.6434&coll=GUIDE&dl...**A Simulation Study of Decoupled Vector Architectures**

by R Espasa - 1999 - Cited by 6 - Related articles

James E. Smith , Shlomo Weiss , Nicholas Y. Pang, **A simulation study of decoupled architecture** computers, IEEE Transactions on Computers, v.35 n.8, ...portal.acm.org/citation.cfm?id=604379[Show more results from portal.acm.org](#)**CiteSeerX — A Simulation Study of Decoupled Vector Architectures**

by R Espasa - 1999 - Cited by 6 - Related articles

CiteSeerX - Document Details (Isaac Council, Lee Giles): . The purpose of this paper is to show that **decoupling** techniques can be applied to a vector ...citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.52.4164 - Cached**[PDF] View or Download - A Simulation Study of Decoupled Vector ...**

File Format: PDF/Adobe Acrobat - Quick View

A Simulation Study of Decoupled. Architecture

Computers. IEEE Transactions on Computers, C-35 (8):692{702, August 1986. 28. Juho Tang, Edward S. Davidson, ...

citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.52.4164&rep...

Show more results from citeseerx.ist.psu.edu

A Simulation Study of Decoupled Vector Architectures

by R Espasa - 1999 - Cited by 6 - Related articles
decoupled vector architecture. Section 4 provides a background analysis of the per- **A simulation study of decoupled architecture** computers. ...

www.springerlink.com/index/T814521P44M11027.pdf

A Simulation Study of Decoupled Architecture Computers

by JE Smith - Related articles
Decoupled architectures achieve high scalar performance by cleanly splitting instruction processing into memory access and execution tasks.

[www.computer.org/portal/web/csdl/doi?doc=doi/10.1109/TC... - Cached](http://www.computer.org/portal/web/csdl/doi?doc=doi/10.1109/TC...)

[PS] A Decoupled Architecture for Application-Specific File Prefetching

File Format: Adobe PostScript - View as HTML
by CKYTM Tzi - Related articles
the **decoupled architecture** where the computation **A Simulation Study** of Decoupled Architecture Computers. IEEE Transac- ...

[www.comp.nus.edu.sg/~tulika/usenix02.ps - Similar](http://www.comp.nus.edu.sg/~tulika/usenix02.ps)

Design and VLSI implementation of an access processor for a ...

by PT Hulina - 1992 - Related articles
Feb 20, 2003 ... 17JE Smith, S Weiss and NY Pang, **A simulation study of decoupled architecture** computers, IEEE Trans. Comp. Vol C-35 (No 8) (August 1986). ...

linkinghub.elsevier.com/retrieve/pii/0141933192900663


1 2 3 4 5 6 7 8 9 10

[Next](#)

a simulation study of decoupled a [Search](#)

[Search within results](#) [Search Help](#)
[Give us feedback](#)

[Google Home](#) [Advertising Programs](#) [Business Solutions](#) [Privacy](#) [About Google](#)

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▾](#)[Web History](#) | [Search settings](#) | [Sign in](#)compiler controlled multithreading Search

Instant is off ▾

About 1,050 results (0.34 seconds)

[Advanced search](#)**Everything**[More](#)[Show search tools](#)**Compiler-Controlled Multithreading for Lenient Parallel Languages**

by KE Schauser - Cited by 87 - Related articles

Compiler-controlled multithreading is examined through compilation of a **lenient parallel language**, Id90, for a threaded abstract machine, TAM. ...techreports.lib.berkeley.edu/accessPages/CSD-91-640.html - Cached**Compiling Lenient Languages for Parallel Asynchronous Execution**

by KE Schauser - Cited by 27 - Related articles

The implicitly **parallel language** Id and dataflow architectures are a prime ... the remaining dynamic scheduling through **compiler-controlled multithreading**. ...techreports.lib.berkeley.edu/accessPages/CSD-94-832.html - Cached[Show more results from techreports.lib.berkeley.edu](#)**[PDF] 1 Introduction**

File Format: PDF/Adobe Acrobat - Quick View

by KE Schauser - Cited by 87 - Related articles

Compiler-controlled multithreading is examined through compilation of a **lenient parallel language**, Id90, for a threaded abstract machine, TAM. ...citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.68.7920&rep...**CiteSeerX — Partitioning a Lenient Parallel Language into ...**

by S Ha - 1995 - Cited by 4 - Related articles

Compiler-controlled multithreading for lenient parallel languages - Schauser, Culler, et al. - 1991. 47, The Parallel Programming Language Id and its ...citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.53.6671 - Cached[Show more results from citeseerx.ist.psu.edu](#)**Compiler-controlled multithreading for lenient parallel languages**

by KE Schauser - 1991 - Cited by 87 - Related articles

Compiler-controlled multithreading for lenient parallel languages. Source, Proceedings of the 5th ACM conference on Functional programming languages and ...portal.acm.org/citation.cfm?id=128032**Compiler-Controlled Multithreading for Lenient Parallel Languages**

by KE Schauser - 1991 - Cited by 87 - Related articles

Compiler-Controlled Multithreading for Lenient Parallel Languages. Source, Lecture Notes In Computer Science; Vol. 523 archive ...portal.acm.org/citation.cfm?id=652537[Show more results from portal.acm.org](#)**Functional programming languages and computer architecture: 5th ...****Google Books Result**

John Hughes - 1991 - Computers - 666 pages

Compiler-controlled multithreading is examined through compilation of a **lenient parallel language**, Id90, for a threaded abstract machine, TAM. ...books.google.com/books?isbn=3540543961...**Partitioning a Lenient Parallel Language into Sequential Threads**

by S Ha - 1995 - Cited by 4 - Related articles

“Compiler-Controlled Multithreading for Lenient Parallel Languages”, Conf. on Functional Programming Languages and Computer Architecture, ...doi.ieeecomputersociety.org/10.1109/HICSS.1995.375474**DBLife: Compiler-Controlled Multithreading for Lenient Parallel ...****Compiler-Controlled Multithreading for Lenient Parallel Languages**. Bing Google Google Scholar Yahoo! Source: FPCA. Year: 1991. Pages: 50-72 ...

dblife.cs.wisc.edu/.../Compiler-
Controlled_Multithreading_for_Lenient_Parallel_Languages

[\[PSJ 1. Introduction\]](#)

File Format: Adobe PostScript - View as HTML

by GMZG Agrawal - Related articles

Compiler-controlled multithreading for lenient parallel languages. No. UCB/CSD
91/640, ACM. Computing Surveys , at Berkeley, 1991. ...
www.cse.ohio-state.edu/~agrawal/p/mteac00.ps

1 2 3 4 5 6 7 8 9 10

[Next](#)

compiler controlled multithreading | [Search](#)

[Search within results](#) [Search Help](#)

[Give us feedback](#)

[Google Home](#) [Advertising Programs](#) [Business Solutions](#) [Privacy](#) [About Google](#)

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▾](#)
[Web History](#) | [Search settings](#) | [Sign in](#)

Efficient Flow Based Min Cut Balz Search

Instant is off ▾

About 42,900 results (0.48 seconds)

[Advanced search](#)**Everything**

Books

More

All results

Wonder wheel

Page previews

[More search tools](#)**Scholarly articles for Efficient Flow Based Min Cut Balanced Partitioning**
[...network flow based min-cut balanced partitioning](#) - Yang - Cited by 111

 [Large scale circuit partitioning with loose/stable net](#) ... - Cong - Cited by 74

 [Efficient identification of web communities](#) - Flake - Cited by 544
[PDF] Efficient Network Flow Based Min-Cut Balanced Partitioning ...File Format: PDF/Adobe Acrobat - [Quick View](#)by HH Yang - 1998 - Cited by 111 - [Related articles](#)
Efficient Network Flow Based Min-Cut. Balanced Partitioning. Hannah Honghua Yang and D. F. Wong. Abstract— We consider the problem of bipartitioning a cir- ...

citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.131.2838...
CiteSeerX — Efficient Network Flow Based Min-Cut Balanced Partitioning
CiteSeerX - Document Details (Isaac Council, Lee Giles): Abstract — We consider the problem of bipartitioning a circuit into two **balanced** components that ...

citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.131.2838 - Cached

[Show more results from citeseerx.ist.psu.edu](#)
Efficient network flow based min-cut balanced partitioningby H Yang - 1994 - Cited by 111 - [Related articles](#)
In this paper we propose a balanced bipartition heuristic based on repeated max-flow min-cut techniques, and give an **efficient** implementation that has the ...

portal.acm.org/citation.cfm?id=191354 - Similar
Efficient Network Flow Based Min-Cut Balanced Partitioningby H Yang - 1994 - Cited by 111 - [Related articles](#)
E cient Network Flow Based Min-Cut Balanced Partitioning. Honghua Yang and D. F. Wong. Department of Computer Sciences, University of Texas at Austin, ...

portal.acm.org/f_gateway.cfm?id=191354&type=pdf
[Show more results from portal.acm.org](#)
[IEEE Xplore] Efficient Network Flow Based Min-cut Balanced ...by H Yang - 1994 - Cited by 111 - [Related articles](#)
Aug 6, 2002 ... Efficient Network Flow Based Min-cut Balanced Partitioning. 629743

abstract; Download Citations; Email; Print; Rights And Permissions ...

ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=629743
[IEEE Xplore] Network-flow-based multiway partitioning with area ...by H Liu - 1998 - Cited by 28 - [Related articles](#)
Aug 6, 2002 ... H. Yang and D. F. Wong, "Efficient network flow based min-cut balanced partitioning", Proc. ICCAD'94, pp. 50 - 55, ...
ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=673632
[Show more results from ieeexplore.ieee.org](#)
[PDF] 1 Graph Partition 2 Min cut problemFile Format: PDF/Adobe Acrobat - [Quick View](#)Nov 4, 2009 ... 2. **flow-based. min-cut/max-flow** theorem. LP formulation. Embeddings. ...

2. want S, \bar{S} both to be balanced - same size, or approximately same size ... "An efficient heuristic procedure for partitioning graphs". Bell ...
www.stanford.edu/class/cs369m/Lectures/lecture12.pdf - Similar
[PDF] Large-scale Nano-PLA Meshes with Efficient Logic MappingFile Format: PDF/Adobe Acrobat - [Quick View](#)by K Jeev - [Related articles](#)
Yang H., Wong D. F., "Efficient Network Flow based Min-Cut Balanced Partition- ing",

International Conference on Computer-Aided Design, pp.50-55, 1994.
www.cs.caltech.edu/cbsss/finalreport/nanopla_map_group.pdf - Similar

[A fast hypergraph min-cut algorithm for circuit partitioning ...](#)

by WK Mek - 2000 - Cited by 8 - Related articles

H. Yang, D.F. Wong, **Efficient network flow based min-cut balanced partitioning**,
Proceedings of the IEEE/ACM International Conference on Computer-Aided ...
linkinghub.elsevier.com/retrieve/pii/S0167926000000080 - Similar

[The Best of Iccad: 20 Years of Excellence in Computer-Aided Design - Google Books Result](#)

Andreas Kuehne - 2003 - Computers - 736 pages

EFFICIENT NETWORK FLOW BASED MIN-CUT BALANCED PARTITIONING Honghua
Hannah ... In this paper we propose a **balanced** repartition heuristic **based** on ...
books.google.com/books?isbn=1402073917...

1 2 3 4 5 6 7 8 9 10

[Next](#)

[Efficient Flow Based Min Cut Bala](#) [Search](#)

[Search within results](#) [Search Help](#)

[Give us feedback](#)

[Google Home](#) [Advertising Programs](#) [Business Solutions](#) [Privacy](#) [About Google](#)